[54]	MULTIPOINT DATA COMMUNICATION
	SYSTEM WITH COLLISION DETECTION

[75] Inventors: Robert M. Metcalfe, Woodside; David R. Boggs; Charles P. Thacker,

both of Palo Alto; Butler W. Lampson, Portola Valley, all of Calif.

[73] Assignee: Xerox Corporation, Stamford, Conn.

[21] Appl. No.: 563,741

[22] Filed: Mar. 31, 1975

[56] References Cited

U.S. PATENT DOCUMENTS

3,350,687	10/1967	Gabrielson et al 340/163
3,496,293	2/1970	Avery et al, 340/346
3,509,538	4/1970	Holden et al 340/147 R
3,725,870	4/1973	Felcheck 340/152 R
3,742,450	6/1973	Weller 340/147 R
3,745,462	7/1973	Trimble 325/22
3,819,932	6/1974	Auer et al 340/163
3,825,897	7/1974	Lawton 340/147 R
3,942,116	3/1976	Ferguson 325/22
3,967,059	6/1976	Moore et al 178/58 A

FOREIGN PATENT DOCUMENTS

1,168,476 10/1969 United Kingdom. 1,365,838 9/1974 United Kingdom. 1,382,133 1/1975 United Kingdom.

Primary Examiner—John W. Caldwell, Sr. Assistant Examiner—James J. Groody Attorney, Agent, or Firm—J. E. Beck; T. J. Anderson; B. P. Smith

[57] ABSTRACT

Apparatus for enabling communications between two

or more data processing stations comprising a communication cable arranged in branched segments including taps distributed thereover. Tied to each tap is a transceiver which on the other side connects to an associated interface stage. Each transceiver includes, in addition to the usual transmitter and receiver sections, a gate which compares the data from the interface stage with the data on the cable and indicates whether such are equal. Should such be unequal, an interference between the transceiver and the cable is indicated, disabling the associated transmitter section. Each interface stage tied to such transceiver also includes an input and an output buffer on the other end thereof interfacing with a using device, such input and output buffers storing both the incoming and outgoing data. The output buffer is connected to a clock-driven shift register which converts the buffered data to a serial stream, feeds such data to a phase encoder, which then connects to the transmitter or driver section of the transceiver. The input buffer is loaded by an input shift register which derives its clock from a phase decoder, the shift register and the phase decoder both connecting to the receiver section. When the station is to start transmitting, the phase decoder detects the presence of other transmissions on the cable and detains the output shift register until no other transmissions are sensed. Once a transmission has begun, if interference is detected and the transmitter section is disabled, a random number generator is used to select an interval of time at the completion of which the next attempted transmission will take place. Concurrently, a counter counts the number of interferences, or collisions, which recur in the attempted transmissions of one data packet and weights the mean of the random number generator accordingly. The input shift register is also connected to an address decoder which enables data transfer to the input buffer only during those times when the data is preceded by an appropriate address.

22 Claims, 7 Drawing Figures

